FIFO-buffer (WIP)

Repository for FIFO Buffer (First In First Out) Parameterized Buffer. Coded and Implemented using Verilog and Xilnix AMD Vivado.