Skip to content

[PW_SID:1163189] riscv: fix RVG_SYSTEM_CSR_MASK width mask - #2649

Open
linux-riscv-bot wants to merge 1 commit into
workflow__riscv__fixesfrom
pw1163189
Open

[PW_SID:1163189] riscv: fix RVG_SYSTEM_CSR_MASK width mask#2649
linux-riscv-bot wants to merge 1 commit into
workflow__riscv__fixesfrom
pw1163189

Conversation

@linux-riscv-bot

Copy link
Copy Markdown

PR for series 1163189 applied to workflow__riscv__fixes

Name: riscv: fix RVG_SYSTEM_CSR_MASK width mask
URL: https://patchwork.kernel.org/series/1163189/
Version: 1

RVG_SYSTEM_CSR_MASK should be 12 bits [31:20], shifted down by 20 bits.
Replace GENMASK(12, 0) by GENMASK(11, 0).

Fixes: cd05483 ("riscv: Allocate user's vector context in the first-use trap")
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants