Skip to content

configs: linux: enable VFIO_IOMMU_TYPE1 on riscv64 #25

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
sunyuechi wants to merge 2 commits into
base: master
Choose a base branch
from
Open

configs: linux: enable VFIO_IOMMU_TYPE1 on riscv64 #25

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
d2aaad3
configs: linux: enable VFIO_IOMMU_TYPE1 on riscv64
sunyuechi Sep 4, 2026
32d5e99
patch-db: Update (walk)
sunyuechi Sep 4, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion configs/linux/annotations
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -11175,7 +11175,7 @@ CONFIG_VFIO policy<{'riscv64': 'm', 'x86_64'
CONFIG_VFIO_CONTAINER policy<{'riscv64': 'y', 'x86_64': 'y'}>
CONFIG_VFIO_DEBUGFS policy<{'riscv64': 'n', 'x86_64': 'n'}>
CONFIG_VFIO_GROUP policy<{'riscv64': 'y', 'x86_64': 'y'}>
CONFIG_VFIO_IOMMU_TYPE1 policy<{'x86_64': 'm'}>
CONFIG_VFIO_IOMMU_TYPE1 policy<{'riscv64': 'm', 'x86_64': 'm'}>
CONFIG_VFIO_MDEV policy<{'x86_64': 'm'}>
CONFIG_VFIO_NOIOMMU policy<{'riscv64': 'y', 'x86_64': 'y'}>
CONFIG_VFIO_PCI policy<{'riscv64': 'm', 'x86_64': 'm'}>
Expand Down
6 changes: 6 additions & 0 deletions patch-db/patches.json
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -4307,5 +4307,11 @@
"merged": [
"v7.3-rc1"
]
},
"mail:20260821112100.572037-1-andrew.jones@oss.qualcomm.com": {
"subject": "iommu/riscv: Report cache coherency capability"
},
"mail:20260831145943.313726-15-andrew.jones@oss.qualcomm.com": {
"subject": "vfio: enable IOMMU_TYPE1 for RISC-V"
}
}