Skip to content
View utoparuto's full-sized avatar

Block or report utoparuto

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. low-power-16bit-alu low-power-16bit-alu Public

    Low power 16-bit Verilog ALU implementing Integrated Clock Gating(ICG) and 2-stage pipelining with synthesis and power analysis using open-source ASIC tools.

    Verilog