Skip to content

docs: TinyUSB 1.0 roadmap audit (phases 1–10) - #1

Draft
vedikatai wants to merge 2 commits into
masterfrom
tinyusb-1.0-roadmap
Draft

docs: TinyUSB 1.0 roadmap audit (phases 1–10)#1
vedikatai wants to merge 2 commits into
masterfrom
tinyusb-1.0-roadmap

Conversation

@vedikatai

@vedikatai vedikatai commented Jun 27, 2026

Copy link
Copy Markdown
Owner

Summary

Audit-driven roadmap toward TinyUSB 1.0 (USB 2.0 stability freeze) and post-1.0 USB 3.2/USB4 foundations.

Primary document:

  • docs/roadmap/tinyusb-1.0-roadmap.md
  • Also mirrored at /tmp/tinyusb-1.0-roadmap.md on the audit host
  • Build matrix: /tmp/tinyusb-build-matrix.json (120 cells, 75 success on stm32f4 + nrf device/host subset)

Decisions (executive)

Ship in 1.0 Deprecate / optional (1.1 candidates) Post-1.0 foundation
Device+host USB 2.0 core, CDC/HID/MSC/MIDI/DFU/Vendor, major DCD ports BTH, Printer, USBTMC (device-only), CXD56, template portable SuperSpeed DCD API, Type-C/src/typec, UAC3

MCU stability investment: STM32 (fsdev+dwc2), RP2040/2350, ESP32/dwc2, CH32/WCH, NXP hub paths.

Effort estimate: 22–34 developer-weeks to 1.0 stable.

Phase status

Phase Status
1 Stack metrics + issue heat Done (LOC, contrib, GitHub searches)
2 Build matrix Partial — 6 boards × 20 examples; not full hw/bsp Cartesian
3 USB compliance (static) Done; USBCV blocker (not installed)
4 Memory safety Tooling missing (cppcheck/scan-build/ceedling PATH); findings from review + issues only — no code fixes
5 Footprint HEAD sizes measured; 0.16–0.18 rebuild failed (deps/build system drift in worktrees)
6 Host audit Static + host examples built on STM32F4
7 FreeRTOS Static review of osal_freertos.h
8 RISC-V Inventory + CH32H41x sketch; no local CH32 toolchain
9 Cross-version Incomplete (tag builds failed)
10 Ship This draft PR on vedikatai/tinyusb only (never hathach)

Follow-up PR plan (separate commits when fixes land)

  1. Phase 3 — SET_ADDRESS DCD latch-after-status consistency
  2. Phase 4 — dwc2 ISO activate timeout (#3689), RP2040 MSC (#3188)
  3. Phase 5 — host footprint gates (#3688)
  4. Phase 6 — hub detach / tier documentation
  5. Phase 7 — FreeRTOS stack/priority guide
  6. Phase 8 — CH32H41x / RISC-V CI

Cross-link: depends on hardware for USBCV + HIL; upstream issues tracked on hathach/tinyusb.

Test plan

  • Built priority examples on stm32f407disco, stm32f411blackpill, stm32f439nucleo, nrf52840dk (device)
  • Host examples on STM32F4 boards
  • Full board matrix / Pico / SAMD21 / USBCV / unit tests (blocked — see roadmap incomplete list)

@sourabhligade
docs: add TinyUSB 1.0 roadmap audit
448a905 
Capture subsystem metrics, partial build matrix guidance, USB 2.0
compliance notes, host/FreeRTOS/RISC-V findings, and 1.0 scope
decisions for stability work ahead of SuperSpeed/USB4.
@sourabhligade
docs: append build matrix appendix to 1.0 roadmap
1ef8b52 
Record final 120-cell partial matrix results and HEAD size tables.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

2 participants

@vedikatai @sourabhligade